A communication port on a single input/output processor using short-hold mode on a single SDLC line description.
(V.I.P) 14225 分数 