In CICS, a wait that occurs during initialization when a CICS system appears to be running normally but is not actually progressing through the various stages of initialization.